ANALYSIS, SIMULATION AND IMPLEMENTATION OF LINEAR BLOCK CODES USING A MICROCONTROLLER

Joni Fat1)

Tarumanagara University, Jl. Let. Jend. S. Parman No. 1, Jakarta Barat - 11460, Indonesia

e-mail: jonif@untar.ac.id

Abstract

Block Code (LBC) is a methode which is used to detect and correct an error in data transmission communication channel. In this research, LBC was simulated by using two software simulators and implemented in a hardware which was based on microcontroller. We have tested these simulators were to concluded that they could run well. The bit transfer rate in the hardware device is 2 bit/s. It is a low rate, but it is needed in order that user could manipulate error manually in the time of data. This device also had another limitation, i.e. the type of data error. The type of data error that could during data transfer limited only to the flipping from 1 to 0. Implementation by using ATMEGA 8 there limitation which was the maximum size of G matrix. So, user could only input the size of G as large as m=10 and n=10. This limitation was caused by the size of data memory in ATMEGA 8 and 2 KB. We could solve this particular problem by using external memory or using a higher tooler specification.

ATMEGA 8, error correction and detection, LBC, microcontroller, simulator.

RODUCTION

The discovery of a vacuum tube marked a new era in modern computing. John started the design of a general-purpose computer using the vacuum tubes. Here was marked by the discovery of a transistor. The advantages of transistor after, cheaper and more efficient in power usage compared to the vacuum tube. We said that invention of the transistor was the one that started modern era in the computing machines. The invention of the transistor allowed an integrated to emerge, because such components can be fabricated directly from a moductor material such as silicon. As a result, the components could be seed from a very thin wafer form. This technology allowed the integration of the seeds in a very small size and also compact. This is the IC.

this current era and the incoming era, IC design challenges still remain in the ses, such as size, speed, and density. Only because of the limitations of the tandamental — in this case — the matter itself, then by the development of techniques which have reached the size of nanometer, will meet its own. This limitation will lead to the issue of reliability. Energy consumption but intrinsically become unreliable. Therefore, we need a new error method, effective and efficient. This new error handling method is generally as Linear Block Codes (LBC).

MATION THEORY

Journal under the title of A Mathematical Theory of Communication in 1948.

is one of the engineers in Bell Telephone Laboratories, hence, this work, although on information, it was understandable that it was meant to telephony system.

The description of the engineers in Bell Telephone Laboratories, hence, this work, although the cased on information, it was understandable that it was meant to telephony system.

Furthermore, with the development of today communication technology the development of computing technology, the boundaries between communication to computing itself has been converged. Thus, a form of communication that looks like using telephone lines, computer networks, cellular networks, and so on distorted. It is like communication that occurs in a chip or electronic circuit. This communication is simpler, but requires a higher accuracy. Because the interpedence in the lowest level. However, Shannon's thoery is still relevant because a some rules and restrictions that can be followed.

In some cases, this theory requires adjustment, such as the need for a Based on Shannon and Weaver's paradigm for point to point communication, characteristic paradigm of public communication at that time. The paradigm adds an observer capable of providing data correction when an error occurs. Observer in this case concodec mechanism with a correction capability. This data correction capability done with a method that is concise and precise and do not overload the system candidate methods that can be used further - but requires further research - is Landon Density Code (LPDC)². This code is part of a block of code that is widely used a coding. With a low data density, but could achive Shannon's limit.

LBC

GENERATOR MATRIX

Linear code is a vector space, where each code word is a vector. Thus, vectors with n-length is called LBC if and only if the set is a subspace of a vector n-tuples. Matrix representation of this code is an ideal way in order to describe it code with a size of (n, k) is expressed by the matrix generator, G with dimension at Each line G is an n-tuple, and each column is a k-tuple.

Therefore, row space of matrix G is a set of base vectors for k-dimensional subspace. Every code word, e is a linear combination of the rows of G based information data $d = (d_0, d_1, ..., d_{k-1})$, then

$$c = d_0g_0 + d_1g_1 + ... + d_{k-1}g_{k-1}$$

with d_i (0 < i < k-1), represent bits of information; and g_i (0 < i < k-1), is a row of G. Encoding procedure can be represented in matrix form as follows:

with $G = [P_{k \times (n-k)} | I_k]$. The matrix G is called a generator matrix of a system

PARITY-CHECK MATRIX

Matrix I is the parity-check matrix for the generator matrix, G. Matrix \mathbb{R} matrix with a dimension of (n-k) x n, such that $\mathbf{c.H}^T = \mathbf{0}$ with 0 indicating all zero with a membership of n-k.

This equation can be used to prove the validity of the vector **G**, namely **G**.

with 0 is a zero-dimensional matrix membered k x (n-k). For the matrix **G** such above equation, the matrix **H** can be formulated as follows:

$$\mathbf{H} = [\mathbf{I}_{n-k} \mid \mathbf{P}^{\mathsf{T}}_{(n-k) \times k}]$$

 \mathbf{P}^{T} is the matrix transpose of the submatrix \mathbf{P} from \mathbf{G} .

SYNDROME

Let $\mathbf{c} = (c_0, c_1, ..., c_{n-1})$ is a code word that is transmitted and $\mathbf{r} = (r_0, r_1, ..., r_n)$ word that is received at the demodulator output. Word \mathbf{r} can be the same or different \mathbf{c} , depending on the noise in the channel. If $\mathbf{r} \neq \mathbf{c}$, it can be corrected by using equations

e = r + c = (e0, e1, ..., en-1). Word e is called error.

receiving r, the decoder starts counting syndrome in order to locate errors, corrects them. Syndrome is denoted by s:

$$s = r \cdot H^{T} = (s_0, s_1, ..., s_{n-k-1})$$
 (4)

Derefore, the sum of the vector c and e, then the equation can be replaced by:

$$\mathbf{E} = (\mathbf{c} + \mathbf{e}) \mathbf{H}^{\mathsf{T}} = \mathbf{e} \cdot \mathbf{H}^{\mathsf{T}} + \mathbf{e} \cdot \mathbf{H}^{\mathsf{T}}$$
(5)

c. H' = 0, thus the equation can be written simply be:

$$s = e \cdot H^T$$
 (6)

the equation shows the relationship between syndrome and error. So, if s = 0, then that e = 0 or no error. But if $s \neq 0$, then $r \neq e$, which means there error.

LATOR

MARE

For this simulator, there are two hardware design, i.e. transmitter and receiver. The contains program that could process matrix G and user's input and then matrix c to the other. The receiver receives matrix G, process it into matrix H neives matrix c, and also performs error detection and correction. Both of these an identical specification for hardware, but different in the program. Another is the position of wireless transmitter and receiver modules. The position of the are each device is placed in an order that the wireless transmitter module in one a faced to wireless receiver module in another device, and vice versa.

becasing module consists of an ATMEGA8 microcontroller. This module uses an crystal oscillator. For ATMEGA 8, the available ports are port A, B, C, and D. that can be used for I/O are port B, C and D. This microcontroller also Read Access Memory (RAM), and 8 KB Read Only memory (ROM).

the design of this processing module can be seen in Figure 1. External power is used is an adapter that produces an output voltage of 5 VDC with a source




Figure 1. Processing Module

HIER

2 shows a flow diagram for transmitter. When the transmitter is turned on, wait for input. First, user should input the size and the values of the matrix shows part of program that runs in the transmitter. It appears that there are utimes that have been defined in advance, such as subroutines in row 100 the subroutine in row 160 (Konversi Biner (m, M)), the subroutine in row 230 (m, n, g, G)). These subroutines are named in accordance with their respective functions. Thus, with just reading the subroutine names, their functions could be understood. For example, subroutine Input_MatrixG () is a procedure which is requesting input from the user for the values of the matrix G.




Figure 2. The Flow Diagram of Transmitter

300	key-Cet_Keyzall):
110	if (hep-ett) (
120	Nd_clear);
130	NE HANT MATRIX G ")
140	TOLUMET VALUE - "E
150	m-Cet_Nephel();
160	timest_tine(n,M).
170	(ct_putnermitt)
180	NO_puttif("+");
190	refer_fequal);
200	Kinieni_Einern/ki:
210	icd_putcharpn+80;
220	key-Cet_Keyper().
230	# (keyin-11) Inquit_Marris50;
240	key-Cex_Keypadi)
250	If (ktorell) Tampir Matrium, 1, 0,40.
250	Hitung_Matriant();
270	p4
280	key-Cet_Keypodig
290	PTRES-120 Tampin_Matrix/e-m.n.mgt

Figure 3. Program that Runs in the Transmitter

(ICET 2015) October 2015 1459-1-7

reading the subroutine slues of the 2nd International Conference on Engineering of Tarumanagara (ICET 2015)
Faculty of Engineering, Tarumanagara University, Jakarta-Indonesia, 22-23 October 2015
ISBN 978-602-71459-1-7

RECEIVER

After synchronization, the values of matrix G could be found in array variable G [10][10]. Matrix G will be converted into the matrix H in accordance with rules that has been defined. In this program, the conversion process can be read in Figure 4.

	100	for (indprompre) [
110 for (j=0;j <n-m;j=< td=""><td>for (J=0;j=</td><td>(n-m;j++j {</td></n-m;j=<>		for (J=0;j=	(n-m;j++j {	
	120		PERIOD-GRIEGE	
	130	1)		
	140	//Transpose Matriko	IP .	
	150	printf ("Matriks Pt: \	(m ^m)c	
	160	for (i=0;i <n-m;i++) td="" {<=""><td></td></n-m;i++)>		
	170	for (j=n-n	for (j=n-m;j <n;j++) td="" {<=""></n;j++)>	
	180		H[i][j] = P[j-(n-m)][i];	
	190	2)		
	200	2 for (i=0;i=n-m;i++) (
	210	for ()=0;j<	m-mcj++) (
	220		if (ij) H(i)(j)-1;	
	230		else H[i][[]=0;	
	240	19		

Figure 4. Matrix G to H Conversion Program

Figure 5 shows flow diagram for receiver. Whe matrix H is formed, system will from Coset table.

ESULTS AND DISCUSSION

Once the program is downloaded to the transmitter and receiver, on the transmitter

Screen will appear "LINEAR BLOCK CODE" in the first line and "TRANSMITTER

DULE" on the second line. System will be in stand-by state until the user presses the *

On.

Then system will prompt user to enter size of the matrix G. When entered, LCD will go blank. In this position, user should input values of matrix G per line. Array used in this program to define size of matrix G (10 x 10) so it defines the maximum size matrix G which is allowed.

When these values have been entered (user still can edit them using arrow keys on keypad and press the # to delete). User can press * for entering values and rechecking matrix values with arrows in order to move the screen (size LCD screen is only 2 lines, some arrows are needed to move the LCD screen). After checking procedure is bleted, user should arrange the position of transmitter and receiver modules so they are line of sight (LOS). The recommended distance for transmitter and receiver modules between 5-10 cm. User can then press the * to start synchronization process. Each bit be sent with a time delay of 0.5 s. The synchronization process is completed when the screen shows an instruction to enter values of matrix d, and LCD screen in receiver "MODULE RECEIVER."

User can enter the value of matrix d and then press * in transmitter to initiate the
sets of encoding and sending data. When user wants to make an error, it could be done
sesenting an object between transmitter and receiver modules LOS for an interval
attimately 0.5 s. Once the data is received by receiver, system will calculate matrix H,
substituting the system of the system o

Detection and correction process will be done accordingly, so that when there is an will be immediately corrected by system. Testing without error shows that system be perform well. For testing with error, for some carefully selected cases, shows that

system also well perform. Therefore it can be concluded that for reception conditions was or without an error, the system has also been able to work well.




Figure 5. The Flow Diagram of Receiver

CONCLUSIONS

ATMEGA8 microcontroller is a microcontroller which is produced by AVR. For ATMEGA family, ATMEGA 8 has the lowest specification. From the tests carried out in this research, it can be concluded that microcontroller with limited capacity is also able to handle the process of sending, receiving, detection and correction of data properly. Even with a memory that only 2 KB for data, system is able to handle various kinds of data which are necessary for process, although some adjustments are necessary.

In the transmission process, data are sent wirelessly between transmitter and receiver modules. Each bit of data is sent with the interval of 0.5 s. This means that the data transfer rate for this process is 2 bps. For data transfer, a value of 2 bps is very low. Although, test showed that system was capable of handling all processes (send, receive.

election and correction) with no errors.

REFERENCES

-

- C.E. Shannon and W. Weaver, The Mathematical Theori of Communication, Urbana: The University of Illinois Press, 1964, pp. 34, 68.
- R.W. Yeung, Information Theory and Network Coding, New York: Springer Science+Business Media, 2008, p. 166.
- Help Matlab: Communications Toolbox, The Mathworks, 2004.
- W. Stallings, Computer Organization and Architecture Designing for Performance, Upper Saddle River: Prentice Hall, 2010, p. 30.
- S. C. E. Shannon, A Mathematical Theory of Communication, The Bell System Technical Journal, Vol. 27, July, 1948, p. 406.